Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock recovery phase locked loop control using clock difference detection and forced low frequency startup

Clock recovery phase locked loop control using clock difference detection and forced low frequency startup

US Patent 5512860 · Granted Apr 30, 1996

Estimated economic value: $8,167,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for securing a peripheral data interface2011
ATM inverse multiplexing system2004
Data, path and flow integrity monitor2002
High-speed, adaptive IDDQ measurement2002
Phase modulated reduction of clock wander in synchronous wide area networks2001
Integrated user network interface device for interfacing between a sonet network2001
Integrated user network interface device for interfacing between a sonet network2001
Integrated user network interface device for interfacing between a sonet network2001
Polysilicon defined diffused resistor2000
Line coding technique for efficient transmission and delineation of encapsulated2000
Line coding technique for efficient transmission and delineation of encapsulated2000
Data, path and flow integrity monitor1999