Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase modulated reduction of clock wander in synchronous wide area networks

Phase modulated reduction of clock wander in synchronous wide area networks

US Patent 6246738 · Granted Jun 12, 2001

Estimated economic value: $139,484,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for variable peaking and low pass filtering equalization2016
Programmable passive peaking equalizer2015
Transformer based circuit for reducing EMI radiation in high speed CMOS SERDES t2015
Method and apparatus for improving the signal integrity of high-speed serial dat2015
Reduction of electromagnetic interference for differential signals2011
Loaded parallel stub common mode filter for differential lines carrying high rat2011
Method and apparatus for securing a peripheral data interface2011
Lowpass-bandstop common mode filter for differential lines carrying high rate di2010
Multi-channel SONET/SDH desynchronizer2006
ATM inverse multiplexing system2004
Data, path and flow integrity monitor2002
Integrated user network interface device for interfacing between a sonet network2001