Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a dynamic, multi-speed bus architecture having a scalable interface

Method and apparatus for a dynamic, multi-speed bus architecture having a scalable interface

US Patent 5509126 · Granted Apr 16, 1996

Estimated economic value: $14,685,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable power over Ethernet based on link delay measurement2013
Simultaneously-sampling single-ended and differential two-input analog-to-digita2013
Variable power over ethernet based on link delay measurement2013
Method and apparatus for the addition and removal of nodes from a common interco2013
Current steering circuit with feedback2012
Fly-by serial bus arbitration2012
Analog signal sampling system and method having reduced average input current2008
Range compression in oversampling analog-to-digital converters using differentia2008
Range compression in oversampling analog-to-digital converters2008
Method and apparatus for the addition and removal of nodes from a common interco2008
Analog-to-digital converter with reduced average input current and reduced avera2007
Analog signal sampling system and method having reduced average differential inp2006