Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming optimized thin film metal interconnects in integrated circuit structures of apparatus to reduce circuit operational delay

Method of forming optimized thin film metal interconnects in integrated circuit structures of apparatus to reduce circuit operational delay

US Patent 5504037 · Granted Apr 2, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electron beam duplication lithography method2007
Electron beam duplication lithography method and apparatus2006
Electron beam duplication lithography method and apparatus2005
Semiconductor device with enhanced via or contact hole connection between an int1994
Thin-film SOI semiconductor device having heavily doped diffusion regions beneat1994
Optimized thin film metal interconnects in integrated circuit structures of appa1993
Josephson device1993
Trench gate metal oxide semiconductor field effect transistor1992
Thin film metal interconnects in integrated circuit structures to reduce circuit1992
Field effect type Josephson transistor1991
Ion beam gun and ion beam exposure device1990
Semiconductor substrate1989