Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacture of high coupling ratio single polysilicon floating gate EPROM or EEPROM cell

Method of manufacture of high coupling ratio single polysilicon floating gate EPROM or EEPROM cell

US Patent 5501996 · Granted Mar 26, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive STSMC hierarchical control method for depth tracking oriented to underw2025
Embedded multi-functional preprocessing input data buffer in radar system2005
Method of fabricating a high-voltage lateral double diffused metal oxide semicon2001
Method of fabricating a mixed circuit capacitor2001
Reliability testing method of dielectric thin film2001
Method for measuring capacitance of passive device region2001
Multi-layer metallization capacitive structure for reduction of the simultaneous2001
Method of improving vertical BJT gain2001
Method of fabricating integration of high-voltage devices and low-voltage device2000
Electrostatic discharge protection circuit2000
Method for forming high voltage device2000
High voltage device2000