Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layer metallization capacitive structure for reduction of the simultaneous switching noise in integrated circuits

Multi-layer metallization capacitive structure for reduction of the simultaneous switching noise in integrated circuits

US Patent 6205013 · Granted Mar 20, 2001

Estimated economic value: $1,354,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive STSMC hierarchical control method for depth tracking oriented to underw2025
High voltage device and method for manufacturing the same2016
Semiconductor device2016
Semiconductor structure having field plates over resurf regions in semiconductor2016
Bipolar junction transistor and operating and manufacturing method for the same2016
Semiconductor device and method of fabricating the same2015
Semiconductor device and operating method for the same2015
High voltage junction field effect transistor and manufacturing method thereof2015
Double diffused drain metal-oxide-semiconductor devices with floating poly there2015
Semiconductor device and operating method for the same2015
JFET device and method of manufacturing the same2014
Double diffused drain metal-oxide-simiconductor devices with floating poly there2014