Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for estimating time delays using unmapped combinational logic networks

Apparatus and method for estimating time delays using unmapped combinational logic networks

US Patent 5500808 · Granted Mar 19, 1996

Estimated economic value: $14,875,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuring a multi-processor system2011
Systems and methods for selecting input/output configuration in an integrated ci2009
Programmable logic configuration for instruction extensions2009
Systems and methods for software extensible multi-processing2009
Instruction set for efficient bit stream and byte stream I/O2008
Defining instruction extensions in a standard programming language2008
Video processing system with reconfigurable instructions2007
Reconfigurable instruction set computing2005
Apparatus for increased workpiece throughput2004
Method for producing flat wafer chucks2003
Method for increased workpiece throughput2003
End-effector with integrated cooling mechanism2002