Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of redundancy on a programmable logic device

Implementation of redundancy on a programmable logic device

US Patent 5498975 · Granted Mar 12, 1996

Estimated economic value: $37,026,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preform assembly for drawing multicore or holey optical fibre and method of manu2025
Cutoff shifted optical fibre2023
Cut-off shifted optical fibre with large effective area2022
Dynamic scan chain and method2021
Phase-locked loop architecture and clock distribution system2017
Phase-locked loop architecture and clock distribution system2016
FPGA configuration bitstream protection using multiple keys2015
PLD architecture for flexible placement of IP function blocks2015
PLD architecture for flexible placement of IP function blocks2015
Phase-locked loop architecture and clock distribution system2014
FPGA configuration bitstream protection using multiple keys2014
PLD architecture for flexible placement of IP function blocks2014