Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for writing to memory cells in a minimum number of cycles during a memory test operation

Method and apparatus for writing to memory cells in a minimum number of cycles during a memory test operation

US Patent 5490115 · Granted Feb 6, 1996

Estimated economic value: $18,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for improving cache efficiency and utilization2025
Systems and methods for improving cache efficiency and utilization2023
Endarterectomy device2023
Hand function diagnostic and therapeutic system2019
Accuracy in a capacitive sense array2017
Dynamic error handling using parity and redundant rows2015
Serial data intermediary device, and related systems and methods2015
Serpentine touch sensor pattern2013
Serpentine touch sensor pattern2013
Programmable low voltage reset apparatus for multi-Vdd chips2007
Chip select method through double bonding2007
Method of protecting flash memory from data corruption during fast power down ev2004