Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input buffer for translating TTL levels to CMOS levels

Input buffer for translating TTL levels to CMOS levels

US Patent 5486778 · Granted Jan 23, 1996

Estimated economic value: $3,304,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate contact using dual sided silicidation2018
Low power externally biased power-on-reset circuit2016
Charge pump regulator circuit2016
Charge pump regulator circuit with variable amplitude control2015
Charge pump regulator circuit with a variable drive voltage ring oscillator2015
Compact level shifter2015
Charge pump regulator circuit for powering a variable load2013
Method and system for adaptively controlling output driver impedance2006
Regulated reference voltage generator having feedback to provide a stable voltag1998
Apparatus for providing an output voltage with substantially identical rising an1997
Differential-to-single-ended converter1995
Regulated delay line1994