Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing dual scan path testing of an array in a data processing system

Method and apparatus for performing dual scan path testing of an array in a data processing system

US Patent 5485466 · Granted Jan 16, 1996

Estimated economic value: $13,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-channel network-on-a-chip2020
Data processing system with built-in self-test and method therefor2019
Circuit and method for testing flip flop state retention2019
Integrated circuit device and method for providing data access control2016
Compiler optimized safety mechanism2015
Synchronization of stateful elements in a processing resource using a scan chain2014
Memory mapping system, request controller, multi-processing arrangement, central2013
Method and apparatus for testing a data processing system2008
Method and apparatus for testing a data processing system2008
Memory row/column replacement in an integrated circuit2007
Method and apparatus for providing personalized relevant information2005
Method and apparatus for burst protocol in a data processing system2000