Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's

Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's

US Patent 5463750 · Granted Oct 31, 1995

Estimated economic value: $8,165,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit group design methodologies2007
System for repair of ROM programming errors or defects2006
Idle power reduction for state machines2006
Instruction cache association crossbar switch2006
Circuit group design methodologies2005
VLIW processor and method therefor2005
Instruction cache associative crossbar switch2002
Method and apparatus for controlling an instruction pipeline in a data processin2001
Method and apparatus for controlling an instruction pipeline in a data processin1999
Instruction cache associative crossbar switch system1998
Software scheduled superscalar computer architecture1996
Apparatus for obtaining data from a translation memory based on carry signal fro1996