Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for bit resynchronization of code-constrained sequences

Method for bit resynchronization of code-constrained sequences

US Patent 5461631 · Granted Oct 24, 1995

Estimated economic value: $10,910,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error characterization and mitigation for 16nm MLC NAND flash memory under total2020
Communication efficient secret sharing2019
Secure raid schemes for distributed storage2019
Asymmetric error correction and flash-memory rewriting using polar codes2019
Error characterization and mitigation for 16 nm MLC NAND flash memory under tota2019
Rewriting flash memories by message passing2019
NAND flash reliability with rank modulation2018
Joint rewriting and error correction in write-once memories2018
Rank-modulation rewriting codes for flash memories2018
Error characterization and mitigation for 16nm MLC NAND flash memory under total2018
Flash memories using minimum push up, multi-cell and multi-permutation schemes f2017
Flash memories using minimum push up, multi-cell and multi-permutation schemes f2016