Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cascadable peripheral data interface including a shift register, counter, and randomly-accessed registers of different bit length

Cascadable peripheral data interface including a shift register, counter, and randomly-accessed registers of different bit length

US Patent 5454097 · Granted Sep 26, 1995

Estimated economic value: $17,248,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quaternary decoder2017
Serial interface with register selection which uses clock counting, chip select 1999
Serial data circuit with randomly-accessed registers of different bit length1992
Standby system for a frequency synthesizer1991
Synchronization method and circuit for display drivers1991
PLL frequency synthesizer output control circuit1990
Phase locked loop with reduced frequency/phase lock time1990