Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic flow instruction cache memory organized around trace segments independent of virtual address line

Dynamic flow instruction cache memory organized around trace segments independent of virtual address line

US Patent 5381533 · Granted Jan 10, 1995

Estimated economic value: $35,466,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-blocking simultaneous multithreading (NB-SMT)2025
Systems and methods for performing multiplication of one or more matrices using 2025
Resistive address decoder and virtually addressed memory2020
Memristor based multithreading2019
Multi-multidimensional computer architecture for big data applications2019
Orderly storing of corresponding packed bytes from first and second source regis2016
Packing saturated lower 8-bit elements from two source registers of packed 16-bi2016
Systems and methods for efficient handling of data traffic and processing within2016
Interleaving half of packed data elements of size specified in instruction and s2015
Executing unpack instruction and pack instruction with saturation on packed data2015
Processor executing unpack and pack instructions specifying two source packed da2015
Packing in destination register half of each element with saturation from two so2015