Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for optimizing performance of a cache memory in a data processing system

Apparatus and method for optimizing performance of a cache memory in a data processing system

US Patent 5375216 · Granted Dec 20, 1994

Estimated economic value: $15,647,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing system having cache memory debugging support and method therefor2022
Data processing system having cache memory debugging support and method therefor2020
Configurable pipeline based on error detection mode in a data processing system2019
Watchdog method and device2019
Data processing system with speculative fetching2018
Switching between traditional and history program trace modes without halting a 2018
Method to communicate task context information and device therefor2018
Selectively performing a single cycle write operation with ECC in a data process2018
System and method for selectively allocating entries at a branch target buffer2018
Detecting byte ordering type errors in software code2018
Configurable per-task state counters for processing cores in multi-tasking proce2017
Access extent monitoring for data transfer reduction2017