Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus arbitration in a dual-bus architecture where one bus has relatively high latency

Bus arbitration in a dual-bus architecture where one bus has relatively high latency

US Patent 5369748 · Granted Nov 29, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for debugging an integrated circuit2002
Method and apparatus for executing string instructions2001
Computer processor with distributed pipeline control that allows functional unit1999
Semi-autonomous RISC pipelines for overlapped execution of RISC-like instruction1998
Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instruction1998
Computer processor with distributed pipeline control that allows functional unit1997
Crossing transfers for maximizing the effective bandwidth in a dual-bus architec1997
Crossing transfers for maximizing the effective bandwidth in a dual-bus architec1997
Voltage-controlled delay element with programmable delay1996
Computer processor with distributed pipeline control that allows functional unit1995
Crossing transfers for maximizing the effective bandwidth in a dual-bus architec1995
Crossing transfers for maximizing the effective bandwidth in a dual-bus architec1995