Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a high voltage implanted channel device for VLSI and ULSI processes

Method of making a high voltage implanted channel device for VLSI and ULSI processes

US Patent 5366916 · Granted Nov 22, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ladder apparatus2014
Phase dithered digital communications system2011
EPROM in high density CMOS having added substrate diffusion1999
Method of making EPROM in high density CMOS having metallization capacitor1999
EPROM in double poly high density CMOS1999
Method for forming voltage clamp having a breakdown voltage of 40 Vdc1999
CMOS voltage clamp1998
Fast locking phase locked loop frequency synthesizer1995
Multilayer metallization for silicon semiconductor devices including a diffusion1994
Current limit circuit1994
Low noise communication bus driver1992
Method of manufacturing CMOS integrated circuit with EEPROM1992