Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system with adaptable redundancy

Memory system with adaptable redundancy

US Patent 5359563 · Granted Oct 25, 1994

Estimated economic value: $17,274,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for monitoring speed of a vehicle2014
System and method for automatically selecting one or more metrics for performing2011
System and method for monitoring parking brake release2010
Programmable non-integer fractional divider2004
Programmable non-integer fractional divider2004
Fair and high speed arbitration system based on rotative and weighted priority m2003
System and method for synchronizing data communication between asynchronous buse2001
Interrupt masker for an interrupt handler with double-edge interrupt request sig2001
Burst mode data transmission retry of previously aborted block transfer of data1998
Programmable high speed array clock generator circuit for array built-in self te1995
Combined sense amplifier and latching circuit for high speed roms1993
Combined sense amplifier and latching circuit for high speed roms1993