Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for designing the layout of a subcircuit in an integrated circuit

US Patent 5351197 · Granted Sep 27, 1994

Assignee

Inventors

View full patent text on Google Patents →