Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing checking costs in fault tolerant processors

Method and apparatus for reducing checking costs in fault tolerant processors

US Patent 5339408 · Granted Aug 16, 1994

Estimated economic value: $3,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast network recovery using hot swap of network addresses2025
Crossbar multipathing for multicast performance in tiled switches2025
Efficient multi-device synchronization barriers using multicasting2025
Multicast and reflective memory behavior for memory model consistency2025
Multicast-reduction assisted by network devices2024
Path attestation for computing resources2024
Techniques for an efficient fabric attached memory2023
Network routing using aggregated links2022
Techniques for an efficient fabric attached memory2021
Techniques for reducing congestion in a computer network2021
Dynamic scaling of system clock signal in response to detection of supply voltag2021
Techniques for reducing the overhead of providing responses in a computing netwo2021