Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for powering down a microprocessor embedded within a gate array

Method for powering down a microprocessor embedded within a gate array

US Patent 5304860 · Granted Apr 19, 1994

Estimated economic value: $13,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory access system including support for multiple bus widths2007
Adder tree structure digital signal processor system and method2006
Integrated processor platform supporting wireless handheld multi-media devices2006
Method and system for executing instructions in an application-specific micropro2001
Interface control logic for embedding a microprocessor in a gate array1994
Interface control logic for embedding a microprocessor in a gate array1994
Phase detector with deadzone window1992
Digital delay line with inverter tap resolution1992
Digital phase lock loop for a gate array1992
Process for the pyrolysis of waste materials1981
Process for the pyrolysis of refuse1981