Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error detecting method and apparatus for computer memory having multi-bit output memory circuits

Error detecting method and apparatus for computer memory having multi-bit output memory circuits

US Patent 5291498 · Granted Mar 1, 1994

Estimated economic value: $2,324,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time and space sliced non-blocking network switching fabric2003
Torus routing element error handling and self-clearing with missing or extraneou2002
System and method of retiring misaligned write operands from a write buffer2001
TORUS routing element error handling and self-clearing with link lockup preventi2000
TORUS routing element error handling and self-clearing with programmable waterma2000
Address translation unit employing programmable page size1999
System and method of retiring store data from a write buffer1999
Method of identifying and self-modifying code1998
Address translation unit employing a victim TLB1998
Program order sequencing of data in a microprocessor with write buffer1998
Unified write buffer having information identifying whether the address belongs 1997
Interleaved memory conflict resolution with accesses of variable bank widths and1997