Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a single transistor non-volatile electrically alterable semiconductor memory device with a re-crystallized floating gate

Method of making a single transistor non-volatile electrically alterable semiconductor memory device with a re-crystallized floating gate

US Patent 5278087 · Granted Jan 11, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable flash EEPROM memory cell with notched floating gate and graded source r2007
Scalable flash EEPROM memory cell with notched floating gate and graded source r2006
Combination NAND-NOR memory device2005
Scalable flash EEPROM memory cell with floating gate spacer wrapped by control g2003
Scalable flash EEPROM memory cell, method of manufacturing and operation thereof2000
Voltage multiplier with low threshold voltage sensitivity1999
Floating gate memory array with latches having improved immunity to write distur1994
Single transistor non-volatile electrically alterable semiconductor memory devic1993
Low power voltage sensing circuit1993
Single transistor non-volatile electrically alterable semiconductor memory devic1991
Semiconductor antifuse structure and method1990