Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a gate-drain overlapped semiconductor

Process for fabricating a gate-drain overlapped semiconductor

US Patent 5256585 · Granted Oct 26, 1993

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Complementary stress memorization technique layer method2015
Complementary stress memorization technique layer method2014
Method of reducing channeling of ion implants using a sacrificial scattering lay2011
Methods and a device for heat treating a semiconductor wafer having different ki2002
Interconnection structure in semiconductor device and the method thereof1994
Interconnection structure in semiconductor device1994
Method of making stacked-capacitor for a dram cell same1993
Stacked capacitor of a DRAM cell with fin-shaped electrodes having supporting la1993
Isolation method of semiconductor device1992
Process for producing a stacked capacitor of a dram cell1992
Stacked-capacitor for a DRAM cell1992
Method for manufacturing poly-crystal sillicon having high resistance1990