Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault tolerant, synchronized twin computer system with error checking of I/O communication

Fault tolerant, synchronized twin computer system with error checking of I/O communication

US Patent 5255367 · Granted Oct 19, 1993

Estimated economic value: $9,485,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling the operating state of a fault-tolerant computer system2018
Method of delaying checkpoints by inspecting network packets2017
Dynamic checkpointing systems and methods2017
Checkpointing systems and methods using data forwarding2017
Fault tolerant computing systems using checkpoints2014
Method and system of exchanging information between processors2014
Method and system for presenting an interrupt request to processors executing in2012
Method and system of copying a memory area between processor elements for lock-s2011
Symmetric multiprocessor fault tolerant computer system2011
Managing communications settings2010
Method and system of determining the execution point of programs executed in loc2010
Method and system of copying memory from a source processor to a target processo2009