Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Subarray architecture with partial address translation

Subarray architecture with partial address translation

US Patent 5253203 · Granted Oct 12, 1993

Estimated economic value: $16,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for statistical frequency enhancement of statically timed designs2019
Variation immune on-die voltage droop detector2018
Self-referenced on-die voltage droop detector2018
High frequency voltage supply monitor2017
Shadow latch2013
Pseudo single-phase flip-flop (PSP-FF)2013
Pass gate shadow latch2013
Solid state back-illuminated photon sensor2013
Hazard-free minimal-latency flip-flop (HFML-FF)2013
Digital CMOS circuit with noise cancellation2013
Integrated circuit including calibration circuit2011
Electrical idle detection circuit including input signal rectifier2010