Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for integrity testing of fault monitoring logic

Method and apparatus for integrity testing of fault monitoring logic

US Patent 5229999 · Granted Jul 20, 1993

Estimated economic value: $7,357,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symmetric multiprocessing system with unified environment and distributed system2001
Graphic user interface for managing a server system2000
Symmetric multiprocessing system with unified environment and distributed system2000
Symmetric multiprocessing system with unified environment and distributed system1999
Adaptively generating timing signals for access to various memory devices based 1998
Symmetric multiprocessing system with unified environment and distributed system1996
Symmetric multiprocessing system with unified environment and distributed system1996
Data processing system having a bus command generated by one subsystem on behalf1995
Multiprocessor system with centralized initialization, testing and monitoring of1993
Method for performing quality logic tests on data processing systems by sequenti1992
Bus interface interrupt apparatus1992
Edge triggered D-type flip-flop scan latch cell with recirculation capability1991