Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-level translation look-aside buffer using partial addresses for enhanced speed

Two-level translation look-aside buffer using partial addresses for enhanced speed

US Patent 5226133 · Granted Jul 6, 1993

Estimated economic value: $13,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying redundant logic based on clock gate enable condition2023
Determining clock gates for decloning based on simulation and satisfiability sol2022
Controller device and method for operating same2007
Memory module including an integrated circuit device2006
Integrated circuit device2005
System for presetting shrink-fit tools2005
Integrated circuit device having double data rate capability2004
Memory device having a programmable register2004
Synchronous memory device2004
Synchronous integrated circuit device2004
Memory device having a programmable register2004
Synchronous integrated circuit device2004