Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic array with internally generated precharge and evaluation timing

Programmable logic array with internally generated precharge and evaluation timing

US Patent 5221867 · Granted Jun 22, 1993

Estimated economic value: $37,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heterogeneous channel capacities in an interconnect2019
Hierarchical asymmetric mesh with virtual routers2017
Hierarchical asymmetric mesh with virtual routers2016
Automatic construction of deadlock free interconnects2016
Tagging and synchronization for fairness in NOC interconnects2015
Creating multiple NoC layers for isolation or avoiding NoC traffic congestion2015
QoS in heterogeneous NoC by assigning weights to NoC node channels and using wei2015
Automatic deadlock detection and avoidance in a system interconnect by capturing2015
Heterogeneous channel capacities in an interconnect2014
Asymmetric mesh NoC topologies2014
Asymmetric mesh NoC topologies2014
Asymmetric mesh NoC topologies2013