Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed bus transceiver with fault tolerant design for hot pluggable applications

High speed bus transceiver with fault tolerant design for hot pluggable applications

US Patent 5220211 · Granted Jun 15, 1993

Estimated economic value: $8,023,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synchronization of data between an electronic computing mobile device and an ele2016
Synchronization of data between an electronic computing mobile device and an ele2016
Evaluating high frequency time domain in embedded device probing2014
Phase compensation in a differential pair of transmission lines2013
Pre-distortion based impedence discontinuity remediation for via stubs and conne2013
Pre-distortion based impedence discontinuity remediation for via stubs and conne2012
Evaluating high frequency time domain in embedded device probing2012
USB 2.0 bi-directional bus channel with boost circuitry2012
System and method for evaluating high frequency time domain in embedded device p2011
Cable for high speed data communications2009
Bi-directional voltage translator2006
Signal channel configuration providing increased capacitance at a card edge conn2006