Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processor having instruction varied set associative cache boundary accessing

Data processor having instruction varied set associative cache boundary accessing

US Patent 5210842 · Granted May 11, 1993

Estimated economic value: $15,626,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sensing structure for single ended input1991
Bit line precharge in a bimos ram1990
Semiconductor memory with divided word lines and shared sense amplifiers1989
Output circuit in which induced switching noise is reduced by presetting pairs o1988
High speed equalization in a memory1987
Address transition pulse circuit1986
High speed input buffer having substrate biasing to increase the transistor thre1986
Circuit for generating test equalization pulse1985
Method and apparatus for selectively precharging column lines of a memory1985
Buffer circuit1984