Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit line precharge in a bimos ram

Bit line precharge in a bimos ram

US Patent 4899317 · Granted Feb 6, 1990

Estimated economic value: $14,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory reliability using error-correcting code2017
Memory with redundancy2017
Error repair location cache2016
Adaptive error correction codes (ECCs) for electronic memories2016
Error correction with secondary memory2016
Memory redundancy to replace addresses with multiple errors2016
Error correction with extended CAM2016
Memory column drowsy control2016
Memory with word line access control2015
Temperature threshold circuit with hysteresis2015
Memory ECC with hard and soft error detection and management2015
Memory with power savings for unnecessary reads2015