Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Locos isolation scheme for small geometry or high voltage circuit

Locos isolation scheme for small geometry or high voltage circuit

US Patent 5208181 · Granted May 4, 1993

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for reducing surface humps of doped amorphous silicon layer2002
Fuzzy logic method and system for adjustment of priority rating of work in proce1998
SRAM resistor tab doping by plug implant from buried contact1996
Formation of vertical polysilicon resistor having a nitride sidewall for small s1994
Double polysilicon capacitor formation compatable with submicron processing1992
Planarization process for double metal MOS using spin-on glass as a sacrificial 1987
Dimension monitoring technique for semiconductor fabrication1987