Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of controlling a shared memory bus in a multiprocessor system for preventing bus collisions and for ensuring a full bus

Method of controlling a shared memory bus in a multiprocessor system for preventing bus collisions and for ensuring a full bus

US Patent 5202973 · Granted Apr 13, 1993

Estimated economic value: $8,008,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supporting mixed read in non-volatile memory controller2025
Bypass buffer for worn out codewords2025
High performance interconnect2025
High performance interconnect2025
Technologies for quality of service based throttling in fabric architectures2024
Mixed current-forced read scheme for MRAM array with selector2024
Programmable ECC for MRAM mixed-read scheme2024
Memory card with volatile and non volatile memory space having multiple usage mo2023
High performance interconnect2023
Device and method for low-latency and encrypted hardware layer communication2023
Pet treat protective housing2023
Apparatus and method for performing persistent write operations using a persiste2023