Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › BICMOS bit line load for a memory with improved reliability and a method therefor

BICMOS bit line load for a memory with improved reliability and a method therefor

US Patent 5197032 · Granted Mar 23, 1993

Estimated economic value: $11,652,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pipelined dual port integrated circuit memory2000
Integrated circuit having output timing control circuit and method thereof2000
Comparison circuit utilizing a differential amplifier1999
Method and apparatus for amplifying a signal to produce a latched digital signal1999
Pipelined dual port integrated circuit memory1998
Circuit having combined level conversion and logic function1997
Buffer circuit having variable output impedance1997
Address comparison in an inteagrated circuit memory having shared read global da1996
Memory with a combined global data line load and multiplexer1995
GTL compatible BICMOS input stage1995
Memory with compensation for voltage, temperature, and processing variations1994
BICMOS sense circuit for sensing data during a read cycle of a memory1993