Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address comparison in an inteagrated circuit memory having shared read global data lines

Address comparison in an inteagrated circuit memory having shared read global data lines

US Patent 5572467 · Granted Nov 5, 1996

Estimated economic value: $13,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory circuit having concurrent writes and method therefor2020
Resistive non-volatile memory and a method for sensing a memory cell in a resist2019
Optical die test interface with separate voltages for adjacent electrodes2019
Resistive non-volatile memory and a method for sensing a memory cell in a resist2019
Defective die replacement in a die stack2019
Memory repair system and method therefor2018
Die stack address bus having a programmable width2018
Memory circuit having increased write margin and method therefor2018
Partitioned memory having pipeline writes2018
Memory circuit and method for increased write margin2018
Direct interface between SRAM and non-volatile memory providing space efficiency2018
Small signal input buffer2018