Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating an integrated circuit having active regions near a die edge

Method of fabricating an integrated circuit having active regions near a die edge

US Patent 5196378 · Granted Mar 23, 1993

Estimated economic value: $3,599,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Uniform-bridge-gradient time-of-flight photodiode for image sensor pixel2025
Time delay integration structure for complementary metal-oxide semiconductor ima2024
Binnable time-of-flight pixel2023
Low-noise integrated post-processed photodiode2023
Sensor readout with timestamp calibration2021
Connector apparatus for subsea blowout preventer2021
Low-noise integrated post-processed photodiode2021
Low-light-level CMOS image sensor pixel2020
Connector apparatus for subsea blowout preventer2019
Connector apparatus for subsea blowout preventer2017
Optical isolation of optically black pixels in image sensors2016
Connector apparatus for subsea blowout preventer2015