Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making extended polysilicon self-aligned gate overlapped lightly doped drain structure for submicron transistor

Method of making extended polysilicon self-aligned gate overlapped lightly doped drain structure for submicron transistor

US Patent 5196357 · Granted Mar 23, 1993

Estimated economic value: $943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cart2025
Cart2024
Multiple anode plasma for CVD in a hollow article2019
Chemical vapor deposition for an interior of a hollow article with high aspect r2014
Corrosion-resistant internal coating method using a germanium-containing precurs2013
Method of coating inner and outer surfaces of pipes for thermal solar and other 2013
Method for producing diamond-like carbon coatings using PECVD and diamondoid pre2012
Method for directing plasma flow to coat internal passageways2010
System and method for treating surfaces of components2010
Plasma enhanced bonding for improving adhesion and corrosion resistance of depos2009
Electrode systems and methods of using electrodes2009
Method and system for coating sections of internal surfaces2009