Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › BICMOS combined bit line load and write gate for a memory

BICMOS combined bit line load and write gate for a memory

US Patent 5173877 · Granted Dec 22, 1992

Estimated economic value: $4,406,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Manufacturing method for a buried circuit structure2013
Manufacturing method for a buried circuit structure2012
Semiconductor chip stack and manufacturing method thereof2012
Cascode sense AMP and column select circuit and method of operation2002
Integrated circuit memory having a fuse detect circuit and method therefor2000
Buffer circuit, memory device, and integrated circuit for receiving digital sign2000
Square-law clamping circuit2000
Layout for noise reduction on a reference voltage1997
Delay locked loop for detecting the phase difference of two signals having diffe1997
ECL differential multiplexing circuit1996
Power-on reset circuit for preventing multiple word line selections during power1995
Write control for a memory using a delay locked loop1995