Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to increase performance in a multi-level cache system by the use of forced cache misses

Method to increase performance in a multi-level cache system by the use of forced cache misses

US Patent 5155832 · Granted Oct 13, 1992

Estimated economic value: $10,655,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Throttling while managing upstream resources2024
Quality of service dirty line tracking2023
Domain specific predictive model for entity assessment and valuation2022
Thread switch for accesses to slow memory2022
Throttling while managing upstream resources2021
Quality of service dirty line tracking2021
Security key identifier remapping2021
Scheduling memory bandwidth based on quality of service floorbackground2020
Prefetcher based speculative dynamic random-access memory read request technique2020
Suppression of speculative accesses to shared memory locations at a processor2019
I/O writes with cache steering2019
Instruction fetch translation lookaside buffer management to support host and gu2016