Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions

High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions

US Patent 5136696 · Granted Aug 4, 1992

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Execution of graphic workloads on a simulated hardware environment2019
Method of improving memory cell device by ion implantation2013
Bus arbitration in low power system2007
Bus arbitration in low power system2003
Memory unit with bit line discharger1997
Branch cache system with instruction boundary determination independent of parce1989
Hashing indexer for branch cache1989
Data processing system and method having an improved arithmetic unit1988
Method and apparatus for numerical division1988
Method and apparatus for effecting range transformation in a digital circuitry1988