{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Optimized electrically erasable cell for minimum read disturb and associated method of sensing", "item": "https://www.patentleaderboard.com/patent/5101378"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized electrically erasable cell for minimum read disturb and associated method of sensing

Optimized electrically erasable cell for minimum read disturb and associated method of sensing

US Patent 5101378 · Granted Mar 31, 1992

Estimated economic value: $9,324,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time domain voltage step down capacitor based circuit2013
High speed and high precision sensing for digital multilevel non-volatile memory2007
High speed and high precision sensing for digital multilevel non-volatile memory2006
Fast-sensing amplifier for flash memory2006
Memory unit having programmable device ID2005
Read-biasing and amplifying system2005
Differential sense amplifier for multilevel non-volatile memory2005
High voltage pulse method and apparatus for digital multilevel non-volatile memo2004
Feedback biasing integrated circuit2004
Integrated circuit for concurrent flash memory with uneven array architecture2003
Fast-sensing amplifier for flash memory2003
Reference voltage generator using flash memory cells2002