Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO

Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO

US Patent 5101341 · Granted Mar 31, 1992

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Central processing unit system and method with improved self-checking2025
Hardware firewalls with adaptive deny-by-default (DBD) access control2024
Hardware interface component for processing write access requests that identify 2019
Processing systems and methods for transitioning between privilege states based 2019
Multi-dimensional parity checker (MDPC) systems and related methods for external2019
Data processor device supporting selectable exceptions and method thereof2018
Method and apparatus for controlling an operating mode of a processing module2018
Programmable direct memory access channels2017
Key management for on-the-fly hardware decryption within integrated circuits2017
Methods and systems for transitioning between a user state and a supervisor stat2017
Signal processing system and integrated circuit comprising a prefetch module and2017
Method and device implementing execute-only memory protection2016