Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of forming self-aligned interconnects for semiconductor devices

Process of forming self-aligned interconnects for semiconductor devices

US Patent 5055427 · Granted Oct 8, 1991

Estimated economic value: $11,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory cell array having discontinuous source and drain diffusions 2009
Method of forming non-volatile memory cell array having discontinuous source and2007
Non-volatile memory cell array having discontinuous source and drain diffusions 2005
Non-volatile memory cell array having discontinuous source and drain diffusions 2004
Non-volatile memory cell array having discontinuous source and drain diffusions 2003
Combination CMP-etch method for forming a thin planar layer over the surface of 2002
Sacrificial multilayer anti-reflective coating for mos gate formation2001
Method for manufacturing a planar reflective light valve backplane2001
Planar reflective light valve backplane2001
Process for making self-aligned conductive via structures2000
Semiconductor device with gate electrodes for sub-micron applications and fabric2000
Method for forming a reduced width gate electrode1998