Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of combining gate array and standard cell circuits on a common semiconductor chip

Method of combining gate array and standard cell circuits on a common semiconductor chip

US Patent 5051917 · Granted Sep 24, 1991

Estimated economic value: $15,462,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read only memory (ROM) with redundancy2016
Embedded photon emission calibration (EPEC)2015
Read only memory (ROM) with redundancy2014
Identifying parasitic diode(s) in an integrated circuit physical design2014
Identifying parasitic diode(s) in an integrated circuit physical design2012
Intersect area based ground rule for semiconductor design2011
Mechanism for detection and compensation of NBTI induced threshold degradation2010
Methods and circuits to reduce threshold voltage tolerance and skew in multi-thr2010
Methods to reduce threshold voltage tolerance and skew in multi-threshold voltag2010
Programmable on-chip sense line2009
Mechanism for detection and compensation of NBTI induced threshold degradation2009
Identifying parasitic diode(s) in an integrated circuit physical design2009