Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus with a single memory and a plurality of queue counters for queuing requests and replies on a pipelined packet bus

Apparatus with a single memory and a plurality of queue counters for queuing requests and replies on a pipelined packet bus

US Patent 5050066 · Granted Sep 17, 1991

Estimated economic value: $15,662,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for direct measurement of photon arrival rate2023
Techniques to support multiple protocols between computer system interconnects2023
Techniques to support multiple interconnect protocols for a common set of interc2022
Methods and apparatus for SDI support for automatic and transparent migration2021
Techniques to support multiple protocols between computer system interconnects2021
Techniques to support multiple interconnect protocols for a common set of interc2021
Error reporting network in multiprocessor computer2008
Compute node to mesh interface for highly scalable parallel processing system an2006
Torus routing element error handling and self-clearing with missing or extraneou2002
TORUS routing element error handling and self-clearing with link lockup preventi2000
TORUS routing element error handling and self-clearing with programmable waterma2000
Multiprocessor computer backlane bus1998