Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for etching polysilicon layer in formation of integrated circuit structure

Process for etching polysilicon layer in formation of integrated circuit structure

US Patent 5030590 · Granted Jul 9, 1991

Estimated economic value: $6,921,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra-low defect part process2019
Method of depositing an amorphous carbon layer2008
Photolithography scheme using a silicon containing resist2008
Method of depositing an amorphous carbon layer2007
Photolithography scheme using a silicon containing resist2005
Conductive bi-layer e-beam resist with amorphous carbon2005
Enhanced remote plasma cleaning2005
Method of depositing an amorphous carbon layer2005
Airgap for semiconductor devices2004
Method for depositing an amorphous carbon layer2003
Near Substrate reactant Homogenization apparatus1999
Passivating, stripping and corrosion inhibition of semiconductor substrates1996