Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NMOS transistor having inversion layer source/drain contacts

NMOS transistor having inversion layer source/drain contacts

US Patent 4994869 · Granted Feb 19, 1991

Estimated economic value: $3,254,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CMOS integrated humidity sensor with built-in heater2025
Dielectric film based one-time programmable (OTP) memory cell2025
Moisture sensor having integrated heating element2025
Field-effect transistors (FETs) employing edge transistor current leakage suppre2024
Integrated device comprising periphery structure configured as an electrical gua2023
Method for improving the performance of a heterojunction solar cell2023
Advanced hydrogen passivation that mitigates hydrogen-induced recombination (HIR2021
Method for improving wafer performance for photovoltaic devices2021
Apparatus and method for application deployment assessment2020
Method and apparatus for identifying installed software and regulating access to2016
Method and apparatus for identifying installed software and regulating access to2014
Method and apparatus for dynamic protection of static and dynamic content2014