Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch cell family in CMOS technology gate array

Latch cell family in CMOS technology gate array

US Patent 4988893 · Granted Jan 29, 1991

Estimated economic value: $19,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-synchronizing bit error analyzer and circuit2010
Self-synchronising bit error analyser and circuit2008
Interrupt masker for an interrupt handler with double-edge interrupt request sig2001
Multi-emitter BICMOS logic circuit family with superior performance1992
Multi-emitter BICMOS logic circuit family with superior performance1992
Vertical isolated-collector PNP transistor structure1992
Self-referenced current switch logic circuit with a push-pull output buffer1992
Differential cascode current switch (DCCS) logic circuit family with input diode1991
Gate array cell having FETs of different and optimized sizes1991
Complementary emitter follower drivers1991
Complementary emitter follower drivers1991
BICMOS logic circuit with full swing operation1991